A new approach for CMOS op-amp circuit synthesis has proposed here. The approach is based on the observation that the rst order behavior of a MOS transistor in the saturation region is such that the cost and the constraint functions for this optimization problem can be modeled as convex functions. Second order e ects are then handled by formulating the problem as one of solving a sequence of convex programs. Numerical experiments show that the solutions to the sequence o f convex programs converges to the same design point for widely varying initial guesses. This strongly suggests that the approach is capable of determining the globally optimal solution to the problem. Performance of the synthesized op-amps has been veri ed against detailed SPICE simulation for a 1.6 CMOS process.
Introduction
In a mixed-signal integrated system, though the analog circuit occupies a small physical area compare to the digital counterpart, the analog circuit becomes the bottleneck in design time reduction. The main reason of this is that analog performances are very sensitive to the design variables. In other words the analog design problem is a complex trade o problem which is knowledge intensive. However, the research community has been aggressively working for computer aided analog design.
Existing approaches of automatic analog circuit sizing are broadly classi ed into three main categories, namely, knowledge-based, simulation-based optimization and analytical equations based optimization. Since analog design requires detailed circuit knowledge, a major approach of implementing an analog synthesis tool has been the knowledge-based approach. Some of the existing tools which follow this approach are BLADES 1 , OASYS 2 , IDAC 3 . However, the application of this approach has been limited due to requirement o f h a ving to codify extensive circuit knowledge and design heuristics.
On the other hand, DELIGHT.SPICE 4 , AS-TRX OBLX 5 and FRIDGE 6 use simulation-based optimization approach. The main advantage of this approach is that a wide range of circuits can be synthesized. However the basic limitation comes from the requirement of costly circuit simulation in each iteration of the optimization algorithm.
To reduce the CPU-time of optimization-based techniques, the third approach that is followed in OPASYN 7 and OPTIMAN 8 is analytical equation based optimization where the circuit performances are evaluated using analytical equations. In equation based optimization use of simulated annealing 8 or gradient based cost optimization is not a good choice. This is because the analog circuit synthesis problem is a constrained optimization problem with complex trade-o s among the constraints, which is di cult to convert into one of minimizing a single cost function.
It therefore appears that an analytical equation based constrained optimization method is the most promising approach for automatic circuit sizing. However, the existing technique that uses this approach 9 su ers from the drawback that it needs expert designer knowledge to sequentially introduce the constraints. If this is not done, the method may fail to provide even a feasible design point. Further, any optimal point that is provided is only a local optimum design point.
In this paper, an e cient and robust synthesis method for CMOS analog circuits has been proposed. The proposed method has the capability of providing the globally optimal design point. This method is similar to that in a recent reference 10 which appears to have been done independently and in parallel with this work 11 . However, compared to 10 , the proposed method addresses second order e ects and nding d.c. operating point in a better way.
Organization of the remaining part of this paper is as follows. Various acronyms which are used through out the paper are provided in the following section. In the subsequent section the Shichman-Hodges S-H MOS model is described. In section 4, with the rst order S-H model the op-amp synthesis problem is formulated as a convex programming problem. On the other hand, section 5 describes how the higher order e ects can be captured through an iterative approach. Experimental results are provided in section 6. Section 7 summarizes the work that is described in this paper. The body e ected threshold voltage is,
where, is body factor and F is equilibrium electrostatic potential. The channel length modulation is equal to c =L e , where, c is a constant. function is product of a positive coe cient and various variables which are raised to some power any real number. This is the key information on which our synthesis formulation is based.
The Basic Approach
The proposed synthesis approach has been explained with the running example circuit shown in Figure 1 . The design optimization problem is, minimize a weighted sum of gate area and power while, low frequency gain, A0 A SPEC unity gain frequency, U G F U G F SPEC slew rate, SR SR SPEC common mode range, 
D.C. Analysis
It is observed that in a CMOS analog circuit, the d.c. current through all the transistors can be essentially determined by that through only a few transistors which we refer to as current source transistors. Then from the drain currents and sizes of the transistors their gate to source voltages can be obtained. Further, various node voltages can be de ned by the gate to source voltages of the transistors. Table 1 . The above analysis shows that, the equations 4 -9 and Table 1 represent a complete set of nonlinear equations whose solution provides accurate node voltages. An e ective w ay of solving this set of nonlinear equations is through a xed point s c heme. The overall method of nding node voltages is shown in Figure 2 .
In the rst step, the device model parameters i 's and V T i 's are updated based on the V DSi and V SBi values in the previous iteration. Next, the drain current of all transistors in the circuit are found.
In the next step V GSi 's are determined from I Di 's, i 's, i 's and V T i 's of the transistors. In the subsequent step, from the V GSi 's, various node voltages are determined. For the running example circuit the To keep transistor M 5 away from linear region, we require V 3 V 4 , V T S A T 5 . Using the expressions of V 3 and V 4 in equations 8 and 9 we get, V EGS5 + V EGS1 V dd + V in1 , V T1 , V T5 + V T S A T 5 1: 13
The explicit inequalities 10, 12 and 13 keep all the transistors in the example circuit in saturation. Finally, t o k eep the transistor sizes within the specied limit the following inequalities should be satis ed:
Performance constraints and objective function
The low frequency gain of the op-amp is gm1 g d1 +g d3 . Therefore, to meet the gain speci cation To summarize the formulation which is given in this section, an op-amp design problem is a constrained optimization problem. With the logarithmic transformation on the design variables design problem becomes a convex programming problem. In the third step, from the constants and powers of g mi 's, g di 's, V EGSi 's and I Di 's and, the values of V T i 's the objective function and the constraint functions in the log transformed design space are derived. The convex programming problem is then solved in the fourth step.
In the subsequent step, the d.c. operating point i s
Perf Table 3 : Optimization statistics in design-I updated for the new solution design point.
In the nal step, the convergence of the sequence of solution design points is checked. If the design points and the node voltages of the last two iterations are very close then the op-amp netlist with sized transistors is provided. Otherwise, it goes back to the second step.
Experimental Results
The CMOS op-amp synthesis technique that has been described so far, has been implemented in MAT-LAB 15 for a large class of 2-stage CMOS op-amps. MATLAB was selected in the interest of quick prototyping.
A number of two stage op-amps were synthesized for a 1.6 technology. While synthesis results of a simple two stage op-amp is provided in this section, more synthesis results are available in 11 . The rst stage of the considered example op-amp is exactly the same circuit that is shown in Figure 1 . The second stage of the op-amp is simple transconductance ampli er which consists of a p-type transistor M 6 and a n-type transistor M 7 . The circuit uses R,C com- Table 4 : The two optimal design points pensation circuit that consists of R c and C c . The performance speci cation is given in the second column of the Table 2 . The circuit was synthesized by starting from four widely varying initial design points. The optimization statistics in one of the four cases is shown in Table  3 . In the table, the rst and second columns indicate the iteration number and the CPU time IBM RS 6000, running AIX required for solving each of the the convex programming subproblems. The last three columns of the table provide the maximum difference in transistors lengths and widths and, node voltages, at the two solution design points in two consecutive subproblems. With the other three initial guesses the convergence behavior was quite similar to this. Further, the four solution design points which were obtained by starting from the four initial design points are essentially the same. This indicates that the technique has found the globally optimal solution. The nal design point is given in the second column of Table 4 .
An expert designer would pick non-minimum channel length for the input stage transistors to get high gain. On the other hand, for the second stage transistors, in order to achieve high slew rate he she would choose minimum channel length with large channel width. The optimal design point given in Table 4 i s qualitatively similar to such a c hoice.
The various performances at the optimal design point as predicted by the synthesizer using ShichmanHodges model and the corresponding Spice measurements using the level 2 MOS model are given in the third and fourth columns of Table 2 . Note that while the Shichman-Hodges model based predictions satisfy the speci cations, some of the performances like, low frequency gain, band width and power dissipation as actually measured in Spice using level 2 model do not. The inaccuracies are due to the inadequacy in the the S-H MOS model in the short channel regime. However, for long channels the model is quite accurate. To demonstrate this, in the second design optimization we restrict the channel length of the transistors to be more than 2.6 .
The solution design point and the predicted performance of the op-amp at the solution design point are given in Tables 2 and 4 Note that, at the second solution design point, the predicted performances using S-H MOS model is close to those of Spice simulation. However, the total gate area and the power dissipation at the second solution point are respectively, 57 and 38 more than those at the rst solution design point.
Summary
An e cient method of circuit synthesis of CMOS op-amps is proposed here. In this method the op-amp synthesis problem is formulated as a sequential convex programming problem. The main advantage of such a formulation is that a convex programming problem is very straight forward to solve it in a robust and computationally e cient manner. Further, the sequence of solutions generated, is a sequence of global optima of convex programming subproblems. Intuition therefore suggests that the point to which this sequence converges is the globally optimal solution of the original problem.
Using the Shichman-Hodges MOS model the method has been implemented in MATLAB as a quick prototype. The experimental results highlight the robustness and computational e ciency of the technique. The fact that the same optimal design point w as obtained with widely varying initial guesses strongly suggests that the technique is capable of nding the globally optimal solution. Further, the optimal design point is qualitatively similar to one that would be picked by an expert designer.
However, since the Shichman-Hodges model is not accurate in the short channel regime. Therefore, a di erent MOS model is required to target a technology for short channel. For this we m a y refer to 11 .
